AP20 Rec'd PCT/PTO 35 JUN 2006

中华人民共和国国家知识产权局 STATE INTELLECTUAL PROPERTY OFFICE OF THE PEOPLE'S REPUBLIC OF CHINA



证明

CERTIFICATE

本证明之附件是向中国专利局作为受理局提交的下列国际申请副本 S TO CERTIFY THAT ANNEXED HERETO IS A TRUE COPY OF THE BELOW NTIFIED INTERNATIONAL APPLICATION THAT WAS FILED WITH THE CHINESE PATENT OFFICE AS RECEIVING OFFICE

申请号:

PCT/CN2005/001373

TIONAL APPLICATION NUMBER

请 日:

31.8月 2005 (31.08.2005)

ILNAL FILING DATE

名 称:

A PACKAGE INCLUDING A MICROPROCESSOR AND

NVENTION

FOURTH LEVEL CACHE

CERTIFIED COPY OF
PRIORITY DOCUMENT

中华人民共和国国家知识产权局局长
COMMISSIONER OF THE STATE INTELLECTUAL PROPERTY
OFFECE OF THE PEOPLE'S REPUBLIC OF CHINA

(3) 为

二零零六年五月十七日

MAY 17. 2006

PCT

REQUEST

The undersigned requests that the present international application be processed according to the Patent Cooperation Treaty.

For receiving Office use only	7
PCT/ON 2005 / 0 0 1 3 7 3 International Application No.	
31・8月2005 (31・08・2005) International Filing Date	<i>)</i>
PO/CN 中华人民共和国国家知识产权局。 Name of receiving Office and Appropriational Applications"	

Applicant's or agent's file reference

	(if desired) (12 characte	ers maximum) FPE	EL05150040
Box No. I TITLE OF INVENTION A PACKAGE INCLUDING A MICROPROCES	SSOR AND FOURTH	H LEVEL CACI	HE.
Box No. II APPLICANT This per	rson is also inventor	•	
Name and address: (Family name followed by given name; for a legal entity, full official designation. The address must include postal code and name of country. The country of the address indicated in this Box is the applicant's State (that is, country) of residence if no State of residence is indicated below.)		Telephone No.	
INTEL CORPORATION	Facsimile No.		
2200 Mission College Blvd.	Teleprinter No.		
Santa Clara, California 95052 United States of America	refeprimer 140.		
Office States of Afficiate	Applicant's regist	ration No. with the Office	
	State (that is, country)	of residence:	
State (that is, country) of nationality: US	US	of residence.	
This person is applicant for the purposes of: all designated States all designated the Unite	nated States except ed States of America	the United States of America only	the States indicated in the Supplemental Box
Box No. III FURTHER APPLICANT(S) AND/OR (FUI			
Name and address: (Family name followed by given name; for a legal The address must include postal code and name of country. The country Box is the applicant's State (that is, country) of residence if no State of res HE, Jiangqi 1179 W. Mesquite Street Gilbert, AZ 85233 United States of America	of the address indicated in this	inventor marked,	t only t and inventor only (If this check-box is do not fill in below.) tration No. with the Office
State (that is, country) of nationality:	State (that is, country)	of residence:	
This person is applicant all designated all designated for the purposes of:	mated States except ed States of America	the United States of America only	the States indicated in the Supplemental Box
Further applicants and/or (further) inventors are indicat	ted on a continuation sheet.		
Box No. IV AGENT OR COMMON REPRESENTATI	IVE; OR ADDRESS FOR	CORRESPONDI	ENCE
The person identified below is hereby/has been appointed to a of the applicant(s) before the competent International Authority	act on behalf ities as:	agent	common representative
Name and address: (Family name followed by given name; for a legal entity, full official designation. The address must include postal code and name of country.) The address must include postal code and name of country.) Telephone No. (852)28284688			1688
China Patent Agent (H.K.) Ltd. 22/F, Great Eagle Centre 23 Harbour Road, Wanchai Hong Kong Special Administrative Region Teleprinter No. Teleprinter No.		1	
The People's Republic of China		Agent's registrati	ion No. with the Office
Address for correspondence: Mark this check-box w space above is used instead to indicate a special addres	here no agent or common rest to which correspondence	presentative is/has should be sent.	been appointed and the

Form PCT/RO/101 (first sheet) (January 2004)

See Notes to the request form

		2	
Sheet	t NIA	2	
	LINU.	 	

Continuation of Box No. III FURTHER APPLICANT(S) AND/OR (FURTHER) INVENTOR(S)			
If none of the following sub-boxes is used, this sheet should not	be included in the req	uest.	
Name and address: (Family name followed by given name; for a legal entity. The address must include postal code and name of country. The country of the Box is the applicant's State (that is, country) of residence if no State of residence XU, Baoshu 999 Ying Lun Road Free Trade Zone Pu Dong, Shanghai 200131 P. R. of China	This person is: applicant only applicant and inventor inventor only (If this check-box is marked, do not fill in below.) Applicant's registration No. with the Office		
	·		
State (that is, country) of nationality: CN	State (that is, country,	of residence:	
This person is applicant all designated states all designated the United States	i States except ates of America	the United States the States indicated in the Supplemental Box	
Name and address: (Family name followed by given name; for a legal enti- The address must include postal code and name of country. The country of the Box is the applicant's State (that is, country) of residence if no State of residence ZENG, Xiangyin 999 Ying Lun Road Free Trade Zone Pu Dong, Shanghai 200131 P. R. of China	ie address indicated in this	This person is: applicant only applicant and inventor inventor only (If this check-box is marked, do not fill in below.) Applicant's registration No. with the Office	
State (that is, country) of nationality: CN	State (that is, country CN	of residence:	
This person is applicant all designated for the purposes of: all designated the United States	d States except tates of America	the United States the States indicated in the Supplemental Box	
Name and address: (Family name followed by given name; for a legal ention of the address must include postal code and name of country. The country of the Box is the applicant's State (that is, country) of residence if no State of residence.	he address indicated in this	This person is: applicant only applicant and inventor inventor only (If this check-box is marked, do not fill in below.) Applicant's registration No. with the Office	
State (that is, country) of nationality:	State (that is, country	y) of residence:	
This person is applicant all designated all designate for the purposes of: States all designated the United S	d States except tates of America	the United States the States indicated in the Supplemental Box	
Name and address: (Family name followed by given name; for a legal entitle address must include postal code and name of country. The country of Box is the applicant's State (that is, country) of residence if no State of residence.	the address indicated in this	This person is: applicant only applicant and inventor inventor only (If this check-box is marked, do not fill in below.) Applicant's registration No. with the Office	
State (that is, country) of nationality:	State (that is, country	y) of residence:	
This person is applicant all designated states all designated the United States	ed States except States of America	the United States the States indicated in the Supplemental Box	
Further applicants and/or (further) inventors are indicated		n sheet.	

	Sł	heet No3		
Box No. V DESIGNATI	ONS			
KR Republic of Korea RU Russian Federation (The check-boxes above may the national law, of an earlier)	signated for any kind of nation is not designated for any kind of any kind is not designated for any kind the used to exclude (irrevocable national application from which these and certain other Steen	onal protection and of national protection and of national protection by the designations concern hich priority is claimed. So	ned in order to avoid the o	ceasing of the effect, under
	earlier application(s) is hereb	by claimed:		
Filing date	Number	1	Vhere earlier application	is:
of earlier application (day/month/year)	of earlier application	national application: country or Member of WTO		international application: receiving Office
item (1)				
item (2)	•			
item (3)				·
Further priority claims	are indicated in the Suppleme	ental Box.		
the earlier application was fit above as: all items items * Where the earlier application is items Industrial Property or one Meaning items Industrial Property or one Meaning items	ested to prepare and transmit to led with the Office which for to tem (1) item (2) item (2) item (2) item (3) item (4) item (5) itember of the World Trade Office (5) itember of the World Trade Office (6) itember of the World Trade (6) itember of the World	the purposes of this internal (2) Item (3) Indicate at least one country ryanization for which that	tional application is the r other, s party to the Paris Conv	ee Supplemental Box ention for the Protection of
international search, indicate	arching Authority (ISA) (if a the Authority chosen; the two	two or more International in the color of two or more International is color of two or more in the color of two or more International is color of two or more International Internationa	Searching Authorities are	competent to carry out the
Request to use results of ea International Searching Auth	arlier search; reference to to			ut by or requested from the
Date (day/month/year)	Num`	oei Com	ntry (or regional Office)	
Box No. VIII DECLARA	TIONS		•	
The following declarations check-boxes below and indic	are contained in Boxes Nos. ate in the right column the nu	. VIII (i) to (v) (mark the a mber of each type of declar	applicable ration):	Number of declarations
Box No. VIII (i)	Declaration as to the identi	•		:
Box No. VIII (ii)	Declaration as to the appl date, to apply for and be a	granted a patent		:
Box·No. VIII (iii)	Declaration as to the app date, to claim the priority			:

Declaration of inventorship (only for the purposes of the designation of the

Declaration as to non-prejudicial disclosures or exceptions to lack of novelty

United States of America)

Box No. VIII (iv)

Box No. VIII (v)

Sheet No. ...4...

Box No. IX CHECK LIST; LANGUAGE OF FILING				
This international application contains: (a) in paper form, the following number of sheets:	item(s) (mark the applicable check-boxes below and indicate in right column the number of each item):	Number of items		
request (including	1. X fee calculation sheet	: 1		
declaration sheets) : 4	2. X original separate power of attorney	: 1		
description (excluding sequence listing and/or	3. original general power of attorney	;		
tables related thereto) : 13	4. copy of general power of attorney; reference number, if any:			
claims : 4	5. statement explaining lack of signature	:		
abstract : 1	6. priority document(s) identified in Box No. VI as			
drawings : 6	item(s):	:		
Sub-total number of sheets: 28 sequence listing:	7. Translation of international application into (language):	:		
tables related thereto : (for both, actual number of	8. separate indications concerning deposited microorganism or other biological material	:		
sheets if filed in paper form, whether or not also filed in	9. sequence listing in computer readable form (indicate type and number of carriers)			
computer readable form; see (c) below)	(i) copy submitted for the purposes of international search under Rule 13ter only (and not as part of the international application)	:		
Total number of sheets : 28 (b) only in computer readable form	(ii) (only where check-box (b)(i) or (c) (i) is marked in left column) additional copies including, where applicable, the copy for the purposes of international search under Rule 13ter	:		
(Section 801(a)(i)) (i) sequence listing	(iii) together with relevant statement as to the identity of the copy or copies with the sequence listing mentioned in left column	:		
(ii) ☐ tables related thereto(c) ☐ also in computer readable form	10. tables in computer readable form related to sequence listing (indicate type and number of carriers)			
(Section 801(a)(ii)) (i) sequence listing	(i) copy submitted for the purposes of international search under Section 802(b-quater) only (and not as part of the international			
(ii) tables related thereto	application)	•		
Type and number of carriers (diskette, CD-ROM, CD-R or other) on which are contained the	(ii) (only where check-box (b)(ii) or (c)(ii) is marked in left column) additional copies including, where applicable, the copy for the purposes of international search under Section 802(b-quater)	:		
sequence listing:	(iii) I together with relevant statement as to the identity of the copy or			
tables related thereto:	copies with the tables mentioned in left column			
(additional copies to be indicated under items 9(ii) and/or 10(ii), in right column)	11. other (specify):	•		
Figure of the drawings which	Language of filing of the international application: EN			
should accompany the abstract:	T ACENT OF COMMON REPRESENTATIVE			
Box No. X SIGNATURE OF APPLICAN Next to each signature, indicate the name of the person signature.	gning and the enterty in Mich the person signs (if such capacity is not obvious from reading	the request).		
	VALVE 中间等 AND CONTRACTOR OF THE STATE OF TH			
	For receiving Office use only			
1. Date of actual receipt of the purported international application:	1 · 8月 2005 (3 1 · 0 8 · 2 0 0 5)	ings: eived:		
3. Corrected date of actual receipt due to later timely received papers or drawings complet the purported international application:	but			
4. Date of timely receipt of the required corrections under PCT Article 11(2):	not	received:		
5. International Searching Authority (if two or more are competent): ISA /	6. Transmittal of search copy delayed until search fee is paid			
	For International Bureau use only	_		
Date of receipt of the record copy by the International Bureau:				

This sheet is not part of and does not count as a sheet of the international application.

PCT

FEE CALCULATION SHEET Annex to the Request

PCT/CN 2005 / 0 0 1 3 7 3

	7 31・8月 2005 (31・08・2005)
Applicant's or agent's file reference FPEL05150040	Date stamp of the receiving Office
Applicant	
INTEL CORPORATION etc.	
CALCULATION OF PRESCRIBED FEES	CNY500 TONJOD
1. TRANSMITTAL FEE	CHYITON
2. SEARCH FEE	ent to carry out the
3. INTERNATIONAL FILING FEE	
	number of chaets) 20
Where items (b) and/or (c) of Box No. IX apply, enter Sub-total a Where items (b) and (c) of Box No. IX do not apply, enter Total a	number of sheets / I
il first 30 sheets	CHF1400 [i] CMF1400
number of sheets in excess of 30 fee per sheet	i2
additional component (only if sequence listing and/or table thereto are filed in computer readable form under Section 8 or both in that form and on paper, under Section 801(a)(ii)	8U1(a)(1),):
400 x = [i3
fee per sheet Add amounts entered at i1, i2 and i3 and enter total at I	
(Applicants from certain States are entitled to a reduction of international filing fee. Where the applicant is (or all applicant the international for all applicant the international for all applicant the total to be entered at I is 25% of the international for all applicant the international for all applicant the total to be entered at I is 25% of the international for all applicants.	cants are) so
4. FEE FOR PRIORITY DOCUMENT (if applicable)	
5. TOTAL FEES PAYABLE	TOTAL
MODE OF DAVMENT	<u> </u>
MODE OF PAYMENT authorization to charge postal money order denosit account (see below)	cash coupons
deposit account (see below) cheque bank draft	revenue stamps other (specify):
AUTHORIZATION TO CHARGE (OR CREDIT) DEPOSIT A (This mode of payment may not be available at all receiving Offices)	Receiving Office. 10
Authorization to charge the total fees indicated above.	Deposit Account No. GENT (HON)
This check-box may be marked only if the conditions for deposit of	Date: Date: 中身利申請司包
of the receiving Office so permit) Authorization to charge any de or credit any overpayment in the total fees indicated above.	Name: 如果 中華 · · · · · · · · · · · · · · · · · ·
Authorization to charge the fee for priority document.	Signature:
Form PCT/RO/101 (Annex) (January 2004)	See Notes to the fee calculation she



A PACKAGE INCLUDING A MICROPROCESSOR AND FOURTH LEVEL CACHE

TECHNICAL FIELD

[0001] The invention relates to the field of microelectronics and more particularly, but not exclusively, to packaging a microprocessor and a fourth level cache.

BACKGROUND

[0002] The evolution of integrated circuit designs has resulted in higher operating frequency, increased numbers of transistors, and physically smaller devices. This continuing trend has further resulted in ever increasing bus speeds and demands on signal integrity. These demands in turn have generated ever increasing demands on interconnect ingredients, including increased trace routing densities that result from increased numbers of signals, and reduced inductance and reduced capacitance connector ingredients with increasing pin count. The described evolution of competing technology requirements is expected to continue into the foreseeable future.

[0003] Present computer systems have a variety of subsystems and subsystem partitions.

Typically, a system may use a memory controller that allocates a portion of main system memory ("memory subsystem") capacity to each of several subsystems. A typical system 100 may share the memory subsystem among one or several microprocessors and one or several graphics processors. For example, Fig. 1 illustrates a typical single processor motherboard 108 populated with a microprocessor 102 and several memory modules 104 individually replaceable, allowing flexibility in system memory capacity.



- [0004] A signal between the memory 104 and the processor 102 may travel through a connector 106, the motherboard 108, a connector for the processor (not shown) and terminate within the processor 102. The signal may degrade from the time it leaves the memory device on the module 104 as a result of, for example, bus inefficiencies, connector discontinuities, trace length, and interference from adjacent traces.
- [0005] Signal degradation may be partially avoided if a microprocessor incorporates a small amount of memory, generally referred to as a cache. Cache generally may be classified as having different "levels". For example, within or near the microprocessor circuitry, a so called "first level" cache may address the needs for highest speed memory. A first level cache may typically be characterized as very low capacity but very high speed memory. An exemplary first level cache may be on the order of 32 kilobytes (32 KB). One kilobyte is 2¹⁰ bytes, or 1024 bytes.
- [0006] A "second level" cache may also be incorporated on a die that also includes a microprocessor. Generally, the circuitry comprising a second level cache is separate from the circuitry comprising a microprocessor, but being disposed on the same die, may communicate with the microprocessor at much higher speeds than a system memory but lower speeds than a first level cache. While the capacity of a second level cache may typically be constrained by overall die area considerations and the desire to increase microprocessor die per wafer, a second level cache may typically have a memory capacity orders of magnitude larger than a first level cache and orders of magnitude smaller than a system memory capacity. An



exemplary second level cache may be on the order of 256 KB, orders of magnitude larger than a typical first level cache.

- [0007] Similarly, a "third level" cache may have still larger capacity than a second level cache but orders of magnitude smaller capacity than a system memory. Further, a third level cache may have lower signaling speed than a second level cache and orders of magnitude faster signaling speed than a system memory whose signal may degrade as it passes through various trace lengths, connectors, etc. An exemplary third level cache may be on the order of several megabytes. A megabyte is 2²⁰ bytes, or 1,024 kilobytes, approximately three orders of magnitude larger than a kilobyte.
- [0008] Depending on bus speed, system memory capacity, process technology, signaling voltage, and other signaling attributes, a microprocessor may demand more memory storage at higher speeds than either, or both, a system memory and a microprocessor die can accommodate. An exemplary system level memory capacity may range from a few gigabytes for a mobile application to hundreds of gigabytes for server applications. A gigabyte is 2³⁰ bytes, or 1024 megabytes. A gigabyte is approximately three orders of magnitude greater than a megabyte and approximately six orders of magnitude greater than a kilobyte.
- [0009] Commonly used, presently available packaging techniques generally use all available space and preclude use of additional components. For example, Fig. 2 illustrates a typical package 200, including a microprocessor 206. The package 200 may have capacitors 202 disposed on a substrate 208 of the package, the capacitors 202 aiding in power delivery to the microprocessor under high



frequency fluctuations of current. The capacitors 202 may be disposed in a cavity formed by a connector 210. The substrate 208 may have a Land Grid Array electrical interconnect coupled to a motherboard 214 by way of a connector pin 212. Further, a die 206 may be thermally coupled to an integrated heat spreader 204. Thus, despite the potential need for increased capacity of high speed memory, space for additional components may often be unavailable on a typical package including a microprocessor.



BRIEF DESCRIPTION OF THE DRAWINGS

1

- [0010] Fig. 1 illustrates a prior art motherboard assembly including a microprocessor subsystem, a memory subsystem and a memory controller as distinct components.
- [0011] Fig. 2 illustrates a side view cross-section of a prior art package including multiple die and land side capacitors, the package electrically coupled to a land grid array connector.
- [0012] Fig. 3 illustrates a side view cross section of an embodiment of a package including multiple die, a thin film capacitor, and a land side, flip chip ball grid array mounted memory device, the package electrically coupled to a land grid array connector.
- [0013] Fig. 4 illustrates a side view cross section of an embodiment of a package including multiple die, a thin film capacitor, and a land side, wire lead frame mounted memory device, the package electrically coupled to a land grid array connector.
- [0014] Fig. 5 illustrates a plan view of an embodiment of a package including multiple die, one of the die a memory device, mounted to a top side of the package substrate.
- [0015] Fig. 6 illustrates a plan view of an embodiment of a package including multiple die mounted to a top side of the package substrate and a memory device mounted to a land side of the package substrate.
- [0016] Fig. 7 illustrates a system schematic incorporating an embodiment of a package including multiple die, one of the die including a memory device.



[0017] Fig. 8 illustrates a method of including an integrated circuit disposed on tow or more electrically coupled die in a package, and further including the package in a system.



DETAILED DESCRIPTION

[0018] In the following detailed description, reference is made to the accompanying drawings which form a part hereof wherein like numerals designate like parts throughout, and in which is shown by way of illustration specific embodiments in which the invention may be practiced. It is to be understood that other embodiments may be utilized and structural or logical changes may be made without departing from the intended scope of the embodiments presented. It should also be noted that directions and references (e.g., up, down, top, bottom, primary side, backside, etc.) may be used to facilitate the discussion of the drawings and are not intended to restrict the application of the embodiments of this invention. Therefore, the following detailed description is not to be taken in a limiting sense and the scope of the embodiments of the present invention is defined by the appended claims and their equivalents.

[0019] To provide increased system performance, a microprocessor may need increased capacity of high speed memory over that easily deliverable by a third level cache (perhaps on the order of several megabytes) or a system memory (perhaps ranging from several gigabytes to hundreds of gigabytes). While space for additional components may often be difficult to incorporate on a package including a microprocessor, addition of one or more memory components coupled to a microprocessor package may be desirable. A memory, architecturally disposed between a third level cache and a system memory, may be termed a fourth level cache. A typical fourth level cache may be characterized by having high speed

relative to a system memory bus and large capacity relative to a third level cache integrated on a die comprising a microprocessor. A typical fourth level cache according to one embodiment may have a capacity on the order of hundreds of megabytes (MB). Another exemplary embodiment may have a fourth level cache ranging between 512 MB and 1 gigabyte (GB).

- [0020] According to the present state of the art, a fourth level cache, if used, may need to be integrated either on a die comprising a microprocessor or on a motherboard to which a package including the die may be coupled. Increasing die area to facilitate a fourth level cache may not be economical and coupling a fourth level cache to a microprocessor through a connector may degrade signaling speed or quality or both.
- [0021] Fig. 3 illustrates a cross-section view of an embodiment of a package 300 including an integrated circuit disposed on two or more electrically coupled die 308. In one embodiment, a first die 308 may include a microprocessor and a second die 302 may include a memory device. An exemplary embodiment of a memory device 302 may comprise a fourth level cache. Another embodiment of the package 300 may further include a memory controller, not shown. Still another embodiment may include a thin film capacitor 312 electrically coupled to a die 308 and/or 302. In one embodiment, the thin film capacitor 312 may be integral to a package substrate 310.
- [0022] As shown in Fig. 3, a die 302 may be disposed on a land side of the package substrate 310. In one embodiment, the die 302 disposed on a land side of the package may be a memory device. In another embodiment, the die 302 disposed on



a land side of the package may be coupled to the package substrate 310 using one or more solder balls 304. An exemplary embodiment of the die 302 may include a fourth level cache.

- [0023] Further, an embodiment of a package, as shown in Fig. 3, may include a substrate 310 including a land grid array (LGA), not shown, electrically coupled to one of the die 308 and/or 302. In another embodiment, the substrate may include a Pin Grid Array (PGA) electrical interconnect. Still further, an embodiment may include a third, a fourth, a fifth, and even more, die 308. In one embodiment, the multiple die 308 may individually and independently include a microprocessor, a memory device, a memory controller, an application specific integrated circuit (ASIC), a graphics processor, a signal processor, a radio transceiver, or another integrated circuit.
- [0024] As further shown in Fig. 3, an embodiment may include an integrated heat spreader 306 thermally coupled to a die 308. Still further, an embodiment may include a substrate 310 coupled to a land grid array connector 314, the land grid array connector including electrical connection elements 316 capable of coupling the land grid array on the substrate 310 to a printed circuit board 318. In another embodiment, the substrate 310 may be coupled to a Pin Grid Array connector (not shown), the PGA connector including eletrical connection elements capable of coupling the PGA on the substrate 310 to a printed circuit board 318. In an embodiment, the printed circuit board 318 may be a motherboard. In another embodiment, the printed circuit board 318 may be a board forming a subassembly

PCI/C. 2005 / 0 0 1 3 7 3

capable of further coupling to a motherboard. In a server, a motherboard may also be referred to as a baseboard.

- in relation to Fig. 3. Fig. 4 illustrates a cross-section view of an embodiment of a package 400 including an integrated circuit disposed on two or more electrically coupled die 408. In one embodiment, a first die 408 may include a microprocessor and a second die 402 may include a memory device. The second die 402 may be disposed on a land side of the package substrate 410. In one embodiment, the die 402 disposed on a land side of the package is a memory device. Further, an exemplary embodiment of the memory device 402 may comprise a fourth level cache. In another embodiment, the die 402 disposed on a land side of the package may be coupled to the package substrate 410 using one or more wire lead frames 404. An embodiment as illustrated in Fig. 4 may further include a thin film capacitor 412, an integrated heat spreader 406, a land grid array (not shown) integral to a package substrate 410, a land grid array connector 414, and an electrical connection element 416 disposed between a land pad in the land grid array (not shown) and a printed circuit board 418.
- [0026] Fig. 5 illustrates plan view of an embodiment of a package 500 with a memory device 506 disposed on a same side of the package substrate 502 as another die 504. In an embodiment, the die 504 may include a microprocessor, a memory device, a memory controller, an application specific integrated circuit (ASIC), a graphics processor, a signal processor, a radio transceiver, or any other integrated



circuit. In another embodiment, the memory device 506 may include a fourth level cache.

- [0027] Fig. 6 illustrates plan view of an embodiment of a package 600 with a memory device 606 disposed on a land side of the package substrate 602 and another die 604 disposed on a top side of the package substrate 602. In an embodiment, the die 604 may include a microprocessor, a memory device, a memory controller, an application specific integrated circuit (ASIC), a graphics processor, a signal processor, a radio transceiver, or any other integrated circuit.
- [0028] Fig. 7 illustrates a schematic representation of one of many possible system embodiments. In an embodiment, the package containing an integrated circuit 700 may include a first die including a microprocessor and a second die including a memory device as illustrated in Fig. 3 Fig. 6. In an alternate embodiment, the integrated circuit package may include an application specific integrated circuit (ASIC). Integrated circuits found in chipsets (e.g., graphics, sound, and control chipsets) or memory may also be packaged in accordance with embodiments of this invention.
- [0029] For an embodiment similar to the embodiment depicted in Fig. 7, the system 70 may also include a main memory 702, a graphics processor 704, a mass storage device 706, and an input/output module 708 coupled to each other by way of a bus 710, as shown. Examples of the memory 702 include but are not limited to static random access memory (SRAM) and dynamic random access memory (DRAM). Examples of the mass storage device 706 include but are not limited to a hard disk drive, a flash drive, a compact disk drive (CD), a digital versatile disk drive



(DVD), and so forth. Examples of the input/output modules 708 include but are not limited to a keyboard, cursor control devices, a display, a network interface, and so forth. Examples of the bus 710 include but are not limited to a peripheral control interface (PCI) bus, PCI Express bus, Industry Standard Architecture (ISA) bus, and so forth. In various embodiments, the system 70 may be a wireless mobile phone, a personal digital assistant, a pocket PC, a tablet PC, a notebook PC, a desktop computer, a set-top box, an audio/video controller, a DVD player, a network router, a network switching device, or a server.

- [0030] Fig. 8 illustrates one embodiment of a method of packaging a memory device in a package further including a microprocessor. One embodiment of a method may integrate multiple die in a package and couple one of the multiple die to a substrate having a Land Grid Array (LGA) interconnect 802. Another embodiment may include a die comprising a microprocessor 804. Still another embodiment may include a die comprising a memory device 806. A further embodiment may include a die comprising a memory controller 808. Yet another embodiment may integrate a thin film capacitor on a layer of a package substrate 810. One embodiment may integrate a die on a land side of the substrate 812. Further, an embodiment may couple a die to an integrate heat spreader 814.
- [0031] Although specific embodiments have been illustrated and described herein for purposes of description of an embodiment, it will be appreciated by those of ordinary skill in the art that a wide variety of alternate and/or equivalent implementations calculated to achieve similar purposes may be substituted for the specific embodiments shown and described without departing from the scope of

the present disclosure. For example, an alternative embodiment may exist where an integrated heat spreader integrates a cooling solution, such as a cold plate. Another embodiment may couple multiple die on a land side of a package substrate. Still another embodiment may use discrete capacitor components in lieu of, or in addition to, a thin film capacitor integral to the substrate. Yet another embodiment may exist wherein the package is further coupled to other components, e.g., retention mechanism components, power delivery components, or thermal solution components, forming a subassembly to interface with features on a motherboard. Still another embodiment may use a substrate with a pin grid array in conjunction with a land grid array.

[0032] Those with skill in the art will readily appreciate that the present invention may be implemented using a very wide variety of embodiments. This detailed description is intended to cover any adaptations or variations of the embodiments discussed herein. Therefore, it is manifestly intended that this invention be limited only by the claims and the equivalents thereof.

CLAIMS

What is claimed is:

- 1. An apparatus comprising:
 - a package including an integrated circuit disposed on two or more electrically coupled die, the first die including a microprocessor and the second die including a memory device;
 - a substrate of the package including one selected from the group consisting of a Land Grid Array, a Pin Grid Array, and a combination thereof electrically coupled to one of the die.
- 2. The apparatus of Claim 1, further comprising a memory controller electrically coupled to the memory device.
- 3. The apparatus of Claim 1, further comprising a thin film capacitor integral to the substrate.
- 4. The apparatus of Claim 1, the second die disposed on a land side of the substrate.
- 5. The apparatus of Claim 1, further comprising a third die including a second microprocessor, a fourth die including a third microprocessor, and a fifth die including a fourth microprocessor.
- 6. The apparatus of Claim 5, the second die electrically coupled by one selected from the group including a wirebond electrical interconnect, a flip-chip ball grid array electrical interconnect, a lead frame interconnect, and a combination thereof.
- 7. The apparatus of claim 1 further comprising a die including one selected from the group including a memory device, a memory controller, an application specific



integrated circuit (ASIC), a graphics processor, a signal processor, a radio transceiver, and a combination thereof.

- 8. The memory device of Claim 7 further comprising a fourth level cache.
- 9. The apparatus of Claim 1, the package further including an integrated heat spreader thermally coupled to one or more of the die.

10. A method comprising:

including an integrated circuit disposed on two or more electrically coupled die in a package, the first die including a microprocessor and the second die including a memory device; and

electrically coupling a substrate of the package including one selected from the group consisting of a Land Grid Array, a Pin Grid Array, and a combination thereof to at least one of the die.

- 11. The method of Claim 10, further comprising electrically coupling a memory controller to the memory device.
- 12. The method of Claim 10 wherein the memory device further comprises a fourth level cache.
- 13. The method of Claim 10, further comprising integrating a thin film capacitor with the substrate.
- 14. The method of Claim 10, disposing the second die on a land side of the substrate.



- 15. The method of Claim 10, further including in the package a third die including a second microprocessor, a fourth die including a third microprocessor, and a fifth die including a fourth microprocessor.
- 16. The method of Claim 15, the second die electrically coupled by one selected from the group including a wirebond electrical interconnect, a flip-chip ball grid array electrical interconnect, a lead frame interconnect, and a combination thereof.
- 17. The method of Claim 10, further thermally coupling an integrated heat spreader to one or more of the die.

18. A system comprising:

- a package including an integrated circuit disposed on two or more electrically coupled die, the first die including a microprocessor and the second die including a memory device;
- a substrate of the package including one selected from the group consisting of a Land Grid Array, a Pin Grid Array, and a combination thereof electrically coupled to at least one of the die; and
- a mass storage device coupled to the package.
- 19. The system of Claim 18 wherein the memory device further comprises a fourth level cache.
- 20. The system of claim 18, further comprising: .
 - a dynamic random access memory coupled to the integrated circuit; and an input/output interface coupled to the integrated circuit.
- 21. The system of claim 20, wherein the input/output interface comprises a networking interface.



- 22. The system of claim 18, wherein the system is a selected one of a group comprising a set-top box, a media-center personal computer, a digital versatile disk player, a server, a personal computer, a mobile personal computer, a network router, and a network switching device.
- 23. The system of claim 18, the memory device disposed in a recess formed by a land grid array socket, the package electrically coupled to the land grid array connector.
- 24. The system of claim 23, the land grid array connector coupled to a printed circuit board assembly capable of further coupling to a motherboard.



ABSTRACT

A method, apparatus and system with a package including an integrated circuit disposed between die including a microprocessor and a die including a fourth level cache.






FIG. 1 Prior Art

100





Prior Ar



REST AVAILABLE COPY




FIG. 5




FIG. 6






FIG. 7




Fig. 8